中国科学院光电技术研究所机构知识库
Advanced  
IOE OpenIR  > 光电探测技术研究室(三室)  > 会议论文
题名:
Research on serial ATA hard disk initialization
作者: WEi Wu; Haibing Su; Qinzhang Wu
出版日期: 2009
会议名称: 2009 International Workshop on Intelligent Systems and Applications
会议日期: 2009
通讯作者: WEi Wu
中文摘要: Serial ATA (SATA) is the successor of the Parallel ATA (PATA) interface. SATA overcomes many limitations of PATA and offers a maximum bandwidth of 300 MB/s. The Virtex-4 embedded multi-gigabit transcEiver (MGT) is compatible with SATA protocol. Combining MGT with the flexible configurable logic fabric and many specialized high-performance embedded features, Virtex-4 FPGA is an ideal single-chip solution for embedded SATA application. This paper presents how to implements SATA physical link initialization in Virtex-4 FPGA through the use of Out-of-Band (OOB) signals to synchronize and reset SATA hard disk. Dynamically changing attributes of MGT via the Dynamic Reconfiguration Port (DRP) is employed to improving usability and performance of the design. The whole design is validated on the Xilinx ML405 evaluation platform connecting to a SATA hard disk. The experiment results show that the design can complete SATA physical link initialization and establish communication link between SATA host controller in FPGA and hard disk.
英文摘要: Serial ATA (SATA) is the successor of the Parallel ATA (PATA) interface. SATA overcomes many limitations of PATA and offers a maximum bandwidth of 300 MB/s. The Virtex-4 embedded multi-gigabit transcEiver (MGT) is compatible with SATA protocol. Combining MGT with the flexible configurable logic fabric and many specialized high-performance embedded features, Virtex-4 FPGA is an ideal single-chip solution for embedded SATA application. This paper presents how to implements SATA physical link initialization in Virtex-4 FPGA through the use of Out-of-Band (OOB) signals to synchronize and reset SATA hard disk. Dynamically changing attributes of MGT via the Dynamic Reconfiguration Port (DRP) is employed to improving usability and performance of the design. The whole design is validated on the Xilinx ML405 evaluation platform connecting to a SATA hard disk. The experiment results show that the design can complete SATA physical link initialization and establish communication link between SATA host controller in FPGA and hard disk.
收录类别: Ei
语种: 英语
文章类型: 会议论文
页码: 896-
内容类型: 会议论文
URI标识: http://ir.ioe.ac.cn/handle/181551/7509
Appears in Collections:光电探测技术研究室(三室)_会议论文

Files in This Item:
File Name/ File Size Content Type Version Access License
2009-178.pdf(314KB)会议论文--限制开放View 联系获取全文

作者单位: 中国科学院光电技术研究所

Recommended Citation:
WEi Wu,Haibing Su,Qinzhang Wu. Research on serial ATA hard disk initialization[C]. 见:2009 International Workshop on Intelligent Systems and Applications. 2009.
Service
Recommend this item
Sava as my favorate item
Show this item's statistics
Export Endnote File
Google Scholar
Similar articles in Google Scholar
[WEi Wu]'s Articles
[Haibing Su]'s Articles
[Qinzhang Wu]'s Articles
CSDL cross search
Similar articles in CSDL Cross Search
[WEi Wu]‘s Articles
[Haibing Su]‘s Articles
[Qinzhang Wu]‘s Articles
Related Copyright Policies
Null
Social Bookmarking
Add to CiteULike Add to Connotea Add to Del.icio.us Add to Digg Add to Reddit
文件名: 2009-178.pdf
格式: Adobe PDF
所有评论 (0)
暂无评论
 
评注功能仅针对注册用户开放,请您登录
您对该条目有什么异议,请填写以下表单,管理员会尽快联系您。
内 容:
Email:  *
单位:
验证码:   刷新
您在IR的使用过程中有什么好的想法或者建议可以反馈给我们。
标 题:
 *
内 容:
Email:  *
验证码:   刷新

Items in IR are protected by copyright, with all rights reserved, unless otherwise indicated.

 

 

Valid XHTML 1.0!
Copyright © 2007-2016  中国科学院光电技术研究所 - Feedback
Powered by CSpace